New X86 and Vector Instructions Added by Intel for Future Chips

Intel has announced two sets of x86 instruction set architectural enhancements.

[{"selector":"#anim-bfb9bd8e-de6d-4c86-ac5a-5c32d2c9f225","keyframes":{"transform":["translate3d(-126.39405%, 0px, 0)","translate3d(0px, 0px, 0)"]},"delay":0,"duration":600,"easing":"cubic-bezier(0.4, 0.4, 0.0, 1)","fill":"both"}] [{"selector":"#anim-5a906170-6749-48dd-8bd5-d7d42e87b050","keyframes":{"opacity":[0,1]},"delay":0,"duration":600,"easing":"cubic-bezier(0.4, 0.4, 0.0, 1)","fill":"both"}] [{"selector":"#anim-d5b62219-4e71-4466-a157-b3cca5df1834","keyframes":{"transform":["scale(0.15)","scale(1)"]},"delay":0,"duration":600,"easing":"cubic-bezier(0.4, 0.4, 0.0, 1)","fill":"forwards"}]

One is to improve general-purpose code performance, and the other is to offer a standard vector instruction set for future processors.

[{"selector":"#anim-73015d76-df87-42e5-90cb-aa3e56876773","keyframes":{"transform":["translate3d(-120%, 0px, 0)","translate3d(0px, 0px, 0)"]},"delay":0,"duration":600,"easing":"cubic-bezier(0.4, 0.4, 0.0, 1)","fill":"both"}] [{"selector":"#anim-153f9319-e7e2-43c9-ab2a-2a85521b4b91","keyframes":{"opacity":[0,1]},"delay":0,"duration":600,"easing":"cubic-bezier(0.4, 0.4, 0.0, 1)","fill":"both"}] [{"selector":"#anim-def2f4c2-7fd2-4b92-a6e8-2ddacbea9ce2","keyframes":{"transform":["scale(0.15)","scale(1)"]},"delay":0,"duration":600,"easing":"cubic-bezier(0.4, 0.4, 0.0, 1)","fill":"forwards"}]

Advanced Performance Extensions (Intel APX) expand the x86 instruction set by providing access to extra registers.

[{"selector":"#anim-0fd5d1ff-e8f8-4060-a5c5-ce22c04258bc","keyframes":{"transform":["translate3d(-131.22677%, 0px, 0)","translate3d(0px, 0px, 0)"]},"delay":0,"duration":600,"easing":"cubic-bezier(0.4, 0.4, 0.0, 1)","fill":"both"}] [{"selector":"#anim-53cdfc4e-0407-42d8-969e-8dcafbc0a79c","keyframes":{"opacity":[0,1]},"delay":0,"duration":600,"easing":"cubic-bezier(0.4, 0.4, 0.0, 1)","fill":"both"}] [{"selector":"#anim-d6fbc5cc-fd5a-4caa-9864-ef9a03e31ba3","keyframes":{"transform":["scale(0.15)","scale(1)"]},"delay":0,"duration":600,"easing":"cubic-bezier(0.4, 0.4, 0.0, 1)","fill":"forwards"}]

Intel AVX10 is characterized as a "modern vector instruction set architecture" that will be supported by future Intel CPUs.

[{"selector":"#anim-c89631dc-7333-46de-b002-38db8924a969","keyframes":{"transform":["translate3d(-122.45614%, 0px, 0)","translate3d(0px, 0px, 0)"]},"delay":0,"duration":600,"easing":"cubic-bezier(0.4, 0.4, 0.0, 1)","fill":"both"}] [{"selector":"#anim-6e91f079-c0f9-470a-99a4-08f39805e787","keyframes":{"opacity":[0,1]},"delay":0,"duration":600,"easing":"cubic-bezier(0.4, 0.4, 0.0, 1)","fill":"both"}] [{"selector":"#anim-a9d5f111-bae7-4365-9364-c1d35df5e6d9","keyframes":{"transform":["scale(0.15)","scale(1)"]},"delay":0,"duration":600,"easing":"cubic-bezier(0.4, 0.4, 0.0, 1)","fill":"forwards"}]

Intel is touting APX as a significant step forward for the future of its architecture.

[{"selector":"#anim-ee2d02fd-b0a6-4950-8a1b-a5e03ff56edf","keyframes":{"transform":["translate3d(-133.06451%, 0px, 0)","translate3d(0px, 0px, 0)"]},"delay":0,"duration":600,"easing":"cubic-bezier(0.4, 0.4, 0.0, 1)","fill":"both"}] [{"selector":"#anim-8dd4758a-edd4-43b2-98bf-e6cdb84ee245","keyframes":{"opacity":[0,1]},"delay":0,"duration":600,"easing":"cubic-bezier(0.4, 0.4, 0.0, 1)","fill":"both"}] [{"selector":"#anim-2b91aa5b-b40e-45cf-b053-8a75d4953dd4","keyframes":{"transform":["scale(0.15)","scale(1)"]},"delay":0,"duration":600,"easing":"cubic-bezier(0.4, 0.4, 0.0, 1)","fill":"forwards"}]

New X86 and Vector Instructions Added by Intel for Future Chips

Intel has announced two sets of x86 instruction set architectural enhancements.

One is to improve general-purpose code performance, and the other is to offer a standard vector instruction set for future processors.

Advanced Performance Extensions (Intel APX) expand the x86 instruction set by providing access to extra registers.

Intel AVX10 is characterized as a "modern vector instruction set architecture" that will be supported by future Intel CPUs.

Intel is touting APX as a significant step forward for the future of its architecture.

Read More Stories